

Part 1 -- Amendment to the Claims

1. (Amended) A method ~~for~~^{continuous} removing an exposed silicon carbide layer from an underlying copper layer during fabrication of an integrated circuit chip on a semiconductor wafer which also has an exposed low dielectric constant material layer adjacent to the silicon carbide layer, the method comprising:
- 5 flowing an etch chemical into proximity contact with ~~a surface of the semiconductor wafer having the silicon carbide layer and a~~ the low dielectric constant material ~~exposed thereon~~layer, the etch chemical selected from the group consisting of ~~carbon-tetrafluorite~~ carbon-tetrafluoride (CF₄), trifluoromethane (CHF₃), difluoro-methane (CH₂F₂) and methane (CH₄);
- 10 introducing a selectivity enhancing chemical into the flow of the etch chemical to create a combination flow of the etch chemical and the selectively enhancing chemical, the selectivity enhancing chemical selected from the group consisting of hydrogen (H₂) and ammonia (NH₃), the selectivity enhancing chemical increasing the selectivity of the etch chemical to the silicon carbide layer
- 15 relative to the low dielectric constant material ~~and being selected from the group consisting of hydrogen (H₂) and ammonia (NH₃); and~~
- etching the exposed silicon carbide layer from the ~~surface of underlying copper layer with the semiconductor wafer~~ combination flow without substantially without removing the exposed low dielectric constant material.
2. (Amended) A method as defined in claim 1 further comprising:
- introducing the selectivity enhancing chemical in to produce a C:H:F ratio of about 1:1:2 to about 1:8:4 in the resulting combination flow.
3. (Amended) A method as defined in claim 1 further comprising:
- introducing the selectivity enhancing chemical into the flow of the etch chemical prior to flowing the etch chemical into proximity contact with the surface of the semiconductor wafer.
4. (Amended) A method as defined in claim 1 further comprising:

introducing the selectivity enhancing chemical into the flow of the etch chemical substantially simultaneously with the flowing of the etch chemical into proximitycontact with the surface of the semiconductor wafer.

5. (Amended) A method as defined in claim 1 further comprising:

flowing the etch chemical into proximitycontact with the surface of the semiconductor wafer at a temperature in a range of about -30° C to about 80° C, a pressure in a range of about 5 mT to about 300 mT and a power level in a range of about 200 Watts to about 1500 Watts.

6. (Amended) A method for performing a damascene metallization process during fabrication of an integrated circuit chip on a semiconductor wafer comprising:

forming a copper layer on the semiconductor wafer;

5 forming a silicon carbide layer on the ~~semiconductor wafer~~ copper layer;

forming a layer of a low dielectric constant material on the semiconductor wafer;

10 removing a region of the low dielectric constant material to expose a portion of the silicon carbide layer and a portion of the low dielectric constant material;

15 flowing an etch chemical into proximitycontact with the exposed portions of the silicon carbide layer and the low dielectric material, the etch chemical selected from the group consisting of ~~carbon-tetrafluorite~~ carbon-tetrafluoride (CF₄), trifluoromethane (CHF₃), difluoro-methane (CH₂F₂) and methane (CH₄);

20 introducing a selectivity enhancing chemical into the flow of the etch chemical to create a combination flow of the etch chemical and the selectivity enhancing chemical, the selectivity enhancing chemical selected from the group consisting of hydrogen (H₂) and ammonia (NH₃), the selectivity enhancing chemical increasing the selectivity of the etch chemical to the silicon carbide layer

relative to the low dielectric constant material and being selected from the group consisting of hydrogen (H₂) and ammonia (NH₃);-

25 removing a region of the exposed silicon carbide layer with the combined etch chemical and the selectivity enhancing chemical substantially without combination flow to expose a portion of the copper layer without substantially eroding the exposed portion of the low dielectric constant material; and

30 forming a metal region into the removed regions of the low dielectric constant material and the silicon carbide layer.

7. (Original) A method as defined in claim 6 further comprising:

forming the metal region by depositing copper (Cu) into the removed regions of the low dielectric constant material and the silicon carbide layer.

8. (Amended) A method as defined in claim 6 further comprising:

introducing the selectivity enhancing chemical in to produce a C:H:F ratio of about 1:1:2 to about 1:8:4 in the resulting combination flow.

9. (Amended) A method as defined in claim 6 further comprising:

introducing the selectivity enhancing chemical into the flow of the etch chemical prior to flowing the etch chemical into proximity contact with the exposed portions of the silicon carbide layer and the low dielectric constant material.

10. (Amended) A method as defined in claim 6 further comprising:

introducing the selectivity enhancing chemical into the flow of the etch chemical substantially simultaneously with the flowing of the etch chemical into proximity contact with the exposed portions of the silicon carbide layer and the low dielectric constant material.

11. (Amended) A method as defined in claim 6 further comprising:

flowing the etch chemical into proximity contact with the exposed portions of the silicon carbide layer and the low dielectric material at a temperature in a range of about -30° C to about 80° C, a pressure in a range of about 5 mT to

09/928,570

- 5 about 300 mT and a power level in a range of about 200 Watts to about 1500 Watts.

B1
